MEC520 디지털 공학

Combinational Logic

Jee-Hwan Ryu

School of Mechanical Engineering Korea University of Technology and Education

Combinational circuits

- Outputs are determined from the present inputs
- Consist of input/output variables and logic gates




Fig. 4-1 Block Diagram of Combinational Circuit

- Sequential Circuits
 - Outputs are determined from the present inputs and the state of the storage elements
 - The state of the storage elements is a function of previous inputs
 - Depends on present and past inputs


Analysis procedure

- To determine the function from a given circuit diagram
- Analysis procedure
 - Make sure the circuit is combinational or sequential
 No Feedback and memory elements
 - Obtain the output Boolean functions or the truth table

Korea University of Technology and Education

Obtain Procedure-Boolean Function

- Boolean function from a logic diagram
 - Label all gate outputs with arbitrary symbols
 - Make output functions at each level
 - Substitute final outputs to input variables




Obtain Procedure-Truth Table

- Truth table from a logic diagram
 - Put the input variables to binary numbers
 - Determine the output value at each gate
 - Obtain truth table

A	В	С	F ₂	F ₂	T ₁	T ₂	T3	F
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1

Korea University of Technology and Education

Example



Design Procedure

- Procedure to design a combinational circuit
 - 1. Determine the required number of input and output from specification
 - 2. Assign a symbol to each input/output
 - 3. Derive the truth table from the required relationship
 - 4. Obtain the simplified Boolean functions
 - 5. Draw the logic diagram and verify design correctness

Korea University of Technology and Education

Code conversion example

- BCD to excess-3 code converter
 - Excess-3 code : decimal digit+3
- Design procedure

1)Determine inputs/outputs Inputs : A,B,C,D (0000~1001) Outputs : W,X,Y,Z (0011~1100)

Code conversion example


2) Derive truth table

	Input	BCD		Out	put Exe	cess-3	Code
A	В	с	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

] Ø I

Korea University of Technology and Education

Code conversion example



3) Obtain simplified Boolean functions

Code conversion example

4) Draw the logic diagram


$$z = D'$$

$$y = CD + C'D' = CD + (C + D)'$$

$$x = B'C + B'D + BC'D' = B'(C + D) + BC'D'$$

$$= B'(C + D) + B(C + D)'$$

$$w = A + BC + BD = A + B(C + D)$$



1 🗖 0 1

] 🗖 Ø I

Fig. 4-4 Logic Diagram for BCD to Excess-3 Code Converter

Korea University of Technology and Education

Example

 Design a combinational circuit with three inputs and one output. The output is 1 when the binary value of the inputs is less than 3. The output is 0 otherwise.

Binary adder-subtractor

- Binary adder
 - Half adder : performs the addition of 2-bits (x+y)
 - Full adder : performs the addition of 3-bits (x+y+z)

101

- Two half adder can be employed to a full adder
- Realization of Binary adder-subtractor
 - Half adder
 - Full adder
 - Cascade of n-full adder
 - Providing a complementing circuit


Korea University of Technology and Education

Half Adder

- Sum of 2 binary inputs
- Input : X(augend), Y(addend)
- Output : S(sum), C(carry)

	e 4 -3 Adder			
x	Y	С	S	S=xy´+x´y
0	0	0	0	
0	1	0	1	0
1	0	0	1	C=xy
1	1	1	0	5

Half Adder



1 0 1



Korea University of Technology and Education

Full adder

- Sum of 3 binary inputs
- Input : X,Y(2 significant bits),Z(1 carry bit)
- Output : S(sum),C(carry)




Fig. 4-6 Maps for Full Adder

Full Adder





Fig. 4-7 Implementation of Full Adder in Sum of Products



$$C = z(xy' + x'y) + xy$$
$$= xy'z + x'yz + xy$$

d 0 1

Korea University of Technology and Education







Fig. 4-8 Implementation of Full Adder with Two Half Adders and an OR Gate

Binary Adder


- Sum of two n-bit binary numbers
- 4-bit adder
 - A=1011, B=0011

Subscript i:	3	2	1	0	
Input carry	0	1	1	0	C_i
Augend	1	0	1	1	A_i
Addend	0	0	1	1	B_i
Sum	1	1	1	0	S_i
Output carry	0	0	1	1	C_{i+}




Korea University of Technology and Education

Binary Adder



Binary Subtractor

- A-B equals A+(2'complement of B)
- When M=0(act as adder) M=1(subtractor)



101

Fig. 4-13 4-Bit Adder Subtractor

Korea University of Technology and Education

Overflow

- Sum of n digit number occupies n+1 digit
- Always occurs when two numbers are same sign

(examples of overflow)

carries:	0	1	carries: 1	0	
+70		0 1000110	-70	1	0111010
+80		0 1010000	-80	1	0110000
+150		1 0010110	-150	0	1101010

Decimal Adder

- Calculate binary and represent decimal in binary coded form
- 9 inputs and 5 outputs
 - 4 bits for each decimal numbers
 - input and output carry
- Wide variety of decimal adder circuit depending on the code
- In this Chapter, decimal adder for the BCD code

Korea University of Technology and Education

Binary and BCD Sum


Decimal		n	CD Sur	В		Binary Sum					
	S ₁	S2	S4	S ₈	С	<i>Z</i> ₁	Z ₂	Z ₄	Z ₈	ĸ	
0	0	0	0	0	0	0	0	0	0	0	
1	1	0	0	0	0	1	0	0	0	0	
2	0	1	0	0	0	0	1	0	0	0	
3	1	1	0	0	0	1	1	0	0	0	
4	0	0	1	0	0	0	0	1	0	0	
5	1	0	1	0	0	1	0	1	0	0	
6	0	1	1	0	0	0	1	1	0	0	
7	1	1	1	0	0	1	1	1	0	0	
8	0	0	0	1	0	0	0	0	1	0	
9	1	0	0	1	0	1	0	0	1	0	
10	0	0	0	0	1	0	1	0	1	0	
11	1	0	0	0	1	1	1	0	1	0	
12	0	1	0	0	1	0	0	1	1	0	
13	1	1	0	0	1	1	0	1	1	0	
14	0	0	1	0	1	0	1	1	1	0	
15	1	0	1	0	1	1	1	1	1	0	
16	0	1	1	0	1	0	0	0	0	1	
17	1	1	1	0	1	1	0	0	0	1	
18	0	0	0	1	1	0	1	0	0	1	
19	1	0	0	1	1	1	1	0	0	1	

9(addend)+9(augend)+1(carry)=19 (Maximum)

BCD Sum=Binary Sum

BCD Sum =Binary Sum+0110


BCD Adder



Korea University of Technology and Education

Binary Multiplier

2bit x 2bit = 4bit(max)



] 🗖 Ø I

Fig. 4-15 2-Bit by 2-Bit Binary Multiplier

Binary Multiplier

- (K-bit) x (J-bit)
 - (K x J) AND gates,
 - (J-1) K-bit adder needed

B3B2B1B0 x A2A1A0




Fig. 4-16 4-Bit by 3-Bit Binary Multiplier



Magnitude Comparator

$$A = A_{3}A_{2}A_{1}A_{0}$$

$$B = B_{3}B_{2}B_{1}B_{0}$$

$$x_{i} = A_{i}B_{i} + A_{i}'B_{i}' \quad for \quad i = 0,1,2,3$$
1 only if the pair of bits in *i* are equal
$$(A = B) = x_{3}x_{2}x_{1}x_{0}$$

$$(A > B) = A_{3}B_{3}' + x_{3}A_{2}B_{2}' + x_{3}x_{2}A_{1}B_{1}' + x_{3}x_{2}x_{1}A_{0}B_{0}'$$

$$(A < B) = A_{3}'B_{3} + x_{3}A_{2}'B_{2} + x_{3}x_{2}A_{1}'B_{1} + x_{3}x_{2}x_{1}A_{0}'B_{0}$$

$$A = 101$$
Compare from the most significant bit
$$B = 110$$

Magnitude Comparator





Fig. 4-17 4-Bit Magnitude Comparator

Korea University of Technology and Education

Decoders

- A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2ⁿ unique output.
- Generate the 2ⁿ(or less) minterms of n input variables
 - Eg)3 to 8 line decoder

Inputs						Out	puts			
x	y	z	Do	D1	Dz	D ₃	D4	Ds	D ₆	D
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	(
1	1	1	0	0	0	0	0	0	0	1



2-to-4-Line Decoder With Enable Input

7 8 1

- Operates with
 - complemented outputs
 - complemented enable input




Fig. 4-19 2-to-4-Line Decoder with Enable Input

Korea University of Technology and Education

Decoder With Enable Input=Demultiplexer

- Demultiplexer
 - A circuit that receive information from a single line and directs it to one of 2ⁿ possible output lines
- 2-to-4-line decoder with enable input = 1to-4-line demultiplexer
 - E is taken as a data input line
 - A and B are taken as the selection inputs

Decoders with enable inputs can be a larger decoder circuit

4x16 decoder by two 3x8 decoders





Fig. 4-20 4×16 Decoder Constructed with Two 3 \times 8 Decoders

Korea University of Technology and Education


Combinational Logic Implementation with Decoder

 Any combinational circuit can be implemented with line decoder and OR gates



n – a 1

Example) full adder






Fig. 4-21 Implementation of a Full Adder with a Decoder

Example

 A combinational circuit is defined by the following three Boolean functions:

Fl = x'y'z' + xz

F2 = xy'z' + x'y

F3 = x'y'z + xy

Design the circuit with a decoder and external gates.

Korea University of Technology and Education

Encoders

- Inverse operation of a decoder
- Generate n outputs of 2ⁿ input values
 - Ex) octal to binary encoder

Table 4-7		
Truth Table of	Octal-to-Binary	Encoder

Inp	uts	Outputs								
D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	v	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

 $z = D_1 + D_3 + D_5 + D_7$ $y = D_2 + D_3 + D_6 + D_7$ $x = D_4 + D_5 + D_6 + D_7$

Only one input can be active at any given time


101

Priority Encoder

Problem happens two or more inputs equal to 1 at the same time

101

- Give a priority function to circuit
- V is valid bit, 1 when one or more inputs are 1, then inspect



Korea University of Technology and Education

Example


 Design a 4-input priority encoder with inputs as in Table 4-8, but with input D0 having the highest priority and input D3 the lowest priority

Multiplexers

- Select a binary information from many input lines
- Directs it to a single output line
- Selection is controlled by a set of selection lines
- 2ⁿ input lines have n selection lines

Korea University of Technology and Education

2-to-1-line Multiplexer




(a) Logic diagram

 $I_0 \longrightarrow 0$ $I_1 \longrightarrow I$ S 7 8 1

] 01

(b) Block diagram

4-to-1-Line Multiplexer



- - - - -

d 🗖 🖉 🗖

Y

 I_0

 I_1 $I_2 \\ I_3$

 s_0

0

1

0


1

1

(a) Logic diagram




Quadruple 2-to-1-Line Multiplexer



Boolean Function Implementation with MUX


101

- MUX is essentially decoder includes OR gate
- Minterms of function are generated in a MUX
- *n* input variables
 - First *n-1* variables -> input of MUX
 - Remaining variable -> data inputs





Boolean Function Implementation with MUX



Three-state Gates

- Three-state gates
 - Logic 1, 0 and *high-impedance* state
 - High-impedance state behaves like an open circuit






Fig. 4-29 Graphic Symbol for a Three-State Buffer

Korea University of Technology and Education

MUX with Three-state Gates

 Multiplexers can be constructed with three-state gates





7 8 1

] 01

(b) 4 - to - 1 line mux

Fig. 4-30 Multiplexers with Three-State Gates