## 디지털 공학 (MEC520) Final Examination

Spring, 2007

- 1. Design a combinational circuit that generates the 9's complement of a BCD digit using the unused combinations of the code as don't-care conditions. For example, 9's complement of "0001" is "1000".(20pt)
- 2. Design the negative edge triggered synchronous 3-bit binary counter using T flip-flops and one input x, count up when x=0, and count down when x=1. (20pt)
- 3. Design a positive edge triggered synchronous sequential circuit with two JK flip-flops A and B and two inputs x and y. if x=0, the circuit remains in the same state regardless of the value of y. when x=1 and y=1, the circuit goes through the state transitions form 00 to 01 to 10 to 11 back to 00, and repeats. When x=1 and y=0, the circuit goes through the state transitions from 00 to 11 to 10 to 11 back to 10 to 01 back to 00, and repeat. (20pt)
- 4. Design a counter with T flip-flops that goes through the following binary repeated sequence: 0, 1, 3, 7, 6, 4. And obtain the next number when it start at 2, 5 (20pt)
- 5. Fill out three blanks with proper VHDL codes. (20pt)

EX\_5\_3\_V.vhd LIBRARY IEEE; USE IEEE.STD\_LOGIC\_1164.ALL; ENTITY EX 5 3 V IS PORT( RST, SI, CLK : IN STD\_LOGIC; : OUT STD LOGIC VECTOR(7 DOWNTO 0)); REG END EX\_5\_3\_V; ARCHITECTURE BF OF EX\_5\_3\_V IS SIGNAL SR : (\_\_\_\_\_ ) \_\_\_) DIFF\_RST ( PORT( D, RST, CLK : IN STD LOGIC; : OUT STD LOGIC); Ω END COMPONENT; BEGIN DF7 : DIFF\_RST PORT MAP(SI, RST, CLK, SR(7)); DF6 : DIFF\_RST PORT MAP(SR(7), RST, CLK, SR(6)); DF5 : DIFF RST PORT MAP(SR(6), RST, CLK, SR(5)); DF4 : DIFF\_RST PORT MAP(SR(5), RST, CLK, SR(4)); DF3 : DIFF\_RST PORT MAP(SR(4), RST, CLK, SR(3)); DF2 : DIFF RST PORT MAP(SR(3), RST, CLK, SR(2)); DF1 : DIFF RST PORT MAP(SR(2), RST, CLK, SR(1)); DF0 : DIFF RST **PORT MAP**(SR(1), RST, CLK, SR(0)); REG <= SR; END BF; DIFF\_RST.vhd LIBRARY IEEE; USE IEEE.STD\_LOGIC\_1164.ALL; ENTITY DIFF RST IS **PORT**( D, RST, CLK : IN STD\_LOGIC; Q : **OUT** STD\_LOGIC); END DIFF\_RST; ARCHITECTURE BF OF DIFF\_RST IS BEGIN PROCESS(RST, CLK) BEGIN **IF** RST = '0' **THEN** Q <= '0'; ELSIF ( ) THEN Q <= D; --when rising edge END IF: END PROCESS; END BF;

## 디지털 공학 (MEC520) Final Examination

Spring, 2007

학번\_\_\_\_\_

이름\_\_\_\_\_